-50%

UsedYield Modelling and Defect Tolerance in VLSI, Papers Presented at the INT Workshop on Designing for Yield, 1-3 July 1987, Oxford by Will Moore (Author), Wojciech Maly (Author), Andrzej J. Strojwas (Editor)

Name: UsedYield Modelling and Defect Tolerance in VLSI, Papers Presented at the INT Workshop on Designing for Yield, 1-3 July 1987, Oxford by Will Moore (Author), Wojciech Maly (Author), Andrzej J. Strojwas (Editor)
SKU: 12729
Price: 795.00 INR
Availability: InStock

₹795.00

1 in stock

Add to wishlist

Courier Delivery

Our courier will deliver to the specified address 2-7 Days

Free Shiping

Free shiping on order above ₹499

Payment Methods:

Description

Customer Reviews

Reviews

There are no reviews yet.

Be the first to review “UsedYield Modelling and Defect Tolerance in VLSI, Papers Presented at the INT Workshop on Designing for Yield, 1-3 July 1987, Oxford by Will Moore (Author), Wojciech Maly (Author), Andrzej J. Strojwas (Editor)”