-50%

yield modeling and defect tolerance in vlsi

(Used Book) Yield Modelling and Defect Tolerance in VLSI, Papers Presented at the INT Workshop on Designing for Yield, 8 by Will Moore (Author), Wojciech Maly (Author), Andrzej J. Strojwas

Name: (Used Book) Yield Modelling and Defect Tolerance in VLSI, Papers Presented at the INT Workshop on Designing for Yield, 8 by Will Moore (Author), Wojciech Maly (Author), Andrzej J. Strojwas
SKU: 12786
Price: 800.00 INR
Availability: InStock

₹800.00

1 in stock

Add to wishlist

Courier Delivery

Our courier will deliver to the specified address 2-7 Days

Free Shiping

Free shiping on order above ₹499

Payment Methods:

Description

Customer Reviews

Reviews

There are no reviews yet.

Be the first to review “(Used Book) Yield Modelling and Defect Tolerance in VLSI, Papers Presented at the INT Workshop on Designing for Yield, 8 by Will Moore (Author), Wojciech Maly (Author), Andrzej J. Strojwas”