-50%
UsedYield Modelling and Defect Tolerance in VLSI, Papers Presented at the INT Workshop on Designing for Yield, 1-3 July 1987, Oxford by Will Moore (Author), Wojciech Maly (Author), Andrzej J. Strojwas (Editor)
₹1,590.00 ₹795.00
1 in stock
1 in stock
Courier Delivery
Our courier will deliver to the specified address 2-7 Days
Free Shiping
Free shiping on order above ₹499
Payment Methods:
Description
Customer Reviews
Rated 0 out of 5
0 reviews
Rated 5 out of 5
0
Rated 4 out of 5
0
Rated 3 out of 5
0
Rated 2 out of 5
0
Rated 1 out of 5
0
Be the first to review “UsedYield Modelling and Defect Tolerance in VLSI, Papers Presented at the INT Workshop on Designing for Yield, 1-3 July 1987, Oxford by Will Moore (Author), Wojciech Maly (Author), Andrzej J. Strojwas (Editor)” Cancel reply
Related Products
The Sum Of All Men: Book 1 by David Farland (Author), (Used Book)
Rated 0 out of 5
In stock
S Chand Biology Class-10| CBSE (Old Syllabus, Used Book)
Rated 0 out of 5
Out of stock
The Last Temptation (English By: Kazantzakis Nikos), (Used Book)
Rated 0 out of 5
In stock
NCERT BOOK IN MATHEMATICS FOR CLASS X (10th), (Old Syllabus, Used Book)
Rated 0 out of 5
In stock
Reviews
Clear filtersThere are no reviews yet.